inter_{sil}

1A Rail-to-Rail Input-Output Operational Amplifier

ISL24021


The ISL24021 is a high output current, high voltage, rail-to-rail voltage feedback amplifier. The ISL24021 is capable of $\pm 1A$ peak output short circuit current. The amplifier exhibits beyond the rail input capability, rail-to-rail output capability and is unity gain stable.

The operating supply voltage range is from 4.5V to 19V maximum and the ISL24021 can be configured for single or dual supply operation. The ISL24021 has the ability to quickly source and sink large peak currents up to \pm 1A and to drive large continuous currents of \pm 300mA.

The ISL24021 features fast slewing and settling times. Also, the device provides common mode input capability beyond the supply rails, and rail-to-rail output capability. This enables the amplifier to offer maximum dynamic range at any supply voltage. These features make the ISL24021 an ideal solution as a V_{COM} driver in TFT-LCD panel applications. Other applications may include battery power and portable devices, and especially where low power consumption is important.

The ISL24021 is available in a 8 Ld 3mmx3mm TDFN package featuring a standard operational amplifier pinout with a lead pitch of 0.65mm. The device utilizes a thermally enhanced package and has a built-in thermal protection circuit. It is specified for operation over an ambient temperature range of -40 °C to +85 °C.

Pin Configuration



THERMAL PAD IS ELECTRICALLY ISOLATED, OR CONNECTED TO VSS

Features

- ±1A Output Short Circuit Current
- 4.5V to 19V Maximum Supply Voltage Range
- 2.0mA Supply Current
- 18V/µs Slew Rate
- 25MHz -3dB Bandwidth
- ±300mA Continuous Output Current
- Unity-Gain Stable
- · Beyond the Rails Input Capability
- Rail-to-Rail Output Swing
- Built-in Thermal Protection
- -40°C to +85°C Ambient Temperature Range
- Pb-Free (RoHS Compliant)

Applications

- TFT-LCD Panels
- V_{COM} Driver
- Video Processing
- Audio Processing
- Active Filters
- Test Equipment
- Battery-Powered Applications
- Portable Equipment

Ordering Information

| PART NUMBER (Notes 1, 2, 3) | LEAD PITCH (mm) | PART MARKING | PACKAGE Tape & Reel (Pb-Free) | PKG. DWG. # |
|-----------------------------------|-----------------------|-----------------|-------------------------------------|----------------|
| ISL24021IRT065Z-T7A | 0.65 | P021 | 8 Ld TDFN | L8.3x3K |
| ISL24021IRT065Z-T13 | 0.65 | P021 | 8 Ld TDFN | L8.3x3K |

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pbfree material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pbfree requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL24021</u>. For more information on MSL please see techbrief <u>TB363</u>.

Absolute Maximum Ratings $(T_A = +25 \degree C)$

| Supply Voltage Range (V _{DD} -V _{SS}) | 19.8V |
|--|-------|
| Input Voltage Range (INN, INP) | |
| Input Differential Voltage (INP - INN) | |
| ESD Rating | |
| Human Body Model | |
| Charged Device Model | |

Thermal Information

| Thermal Resistance (Typical) | θ_{JA} (°C/W) | θ _{JC} (°C/W) |
|--|----------------------|------------------------|
| 8 Ld TDFN Package (Notes 4, 5) | 50 | 17 |
| Maximum Junction Temperature | | +150°C |
| Storage Temperature | | 65°C to +150°C |
| Ambient Operating Temperature | | 40°C to +85°C |
| Power Dissipation | | see Figure 28 |
| Pb-Free Reflow Profile | | see link below |
| http://www.intersil.com/pbfree/Pb-FreeRe | eflow.asp | |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 5. For θ_{JC} the "case temp" location is the center of the ceramic on the package underside.

Electrical Specifications $V_{DD} = 5V$, $V_{SS} = -5V$, $R_L = 1k\Omega$ to 0V, $T_A = +25$ °C, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 6) | ТҮР | MAX (Note 6) | UNIT |
|-----------------------------------|---------------------------------------|---|---------------------------|----------------------------|---------------------------|-------|
| | YPERFORMANCE | | (******** | | (| |
| V _{DD} - V _{SS} | Supply Voltage Range | | 4.5 | | 19 | V |
| ls | Supply Current | No load | | 2.1 | 2.8 | mA |
| PSRR | Power Supply Rejection Ratio | V _S is moved from ±2.25V to ±9.5V | 60 | 80 | | dB |
| INPUT CHARAC | TERISTICS | | | | | |
| V _{OS} | Input Offset Voltage | V _{CM} = OV | | 1.4 | 15 | mV |
| TCV _{OS} | Average Offset Voltage Drift (Note 7) | | | 1 | | µV∕°C |
| ILEAK | Input Leakage Current | V _{CM} = OV | | 2 | 10 | nA |
| R _{IN} | Input Resistance | | | 1 | | GΩ |
| C _{IN} | Input Capacitance | | | 2 | | pF |
| CMIR | Common-Mode Input Range | | V _{SS} - 0.5 | | V _{DD} + 0.5 | v |
| CMRR | Common-Mode Rejection Ratio | For V _{IN} from -5.5V to 5.5V | 50 | 70 | | dB |
| A _{VOL} | Open-Loop Gain | $\textbf{-4.5V} \leq \textbf{V}_{OUT} \leq \textbf{4.5V}$ | 75 | 100 | | dB |
| OUTPUT CHARA | ACTERISTICS | | I | | 1 | |
| V _{OH} | Output Swing High | I _L = 5mA, V _{IN} = V _{DD} | V _{DD} - 0.15 | V _{DD} - 0.025 | | v |
| V _{OL} | Output Swing Low | I_L = -5mA, V_{IN} = V_{SS} | | V _{SS} + 0.025 | V _{SS} + 0.15 | v |
| I _{SC} | Short-Circuit Current | | | ±1.0 | | Α |
| IOUT | Continuous Output Current (Note 10) | | | ±300 | | mA |
| DYNAMIC PERF | ORMANCE | | | | | |
| SR | Slew Rate (Note 8) | $\textbf{-4.0V} \leq \textbf{V}_{\textbf{OUT}} \leq \textbf{4.0V}$ | | 18 | | V/µs |
| t _S | Settling to 0.1% (Note 9) | $A_V = \pm 1$, $V_0 = 2V$ step | | 80 | | ns |
| BW | -3dB Bandwidth | $A_V = +1, R_L = 1k\Omega, C_L = 8pF$ | | 25 | | MHz |
| РМ | Phase Margin | $R_L = 1k\Omega, C_L = 8pF$ | | 44 | | ٥ |
| THERMAL PERF | FORMANCE | | | | | |
| T _{TS} | Thermal Shutdown Temperature | Die temperature at which the device will shutdown until it cools by $\rm T_{TSH}\ ^{\circ}C$ | | +165 | | °C |
| T _{TSH} | Thermal Shutdown Hysteresis | Die temperature below T _{TS} °C when the device will become operational after shutdown | | 15 | | °C |

ISL24021

$\label{eq:constraint} \textbf{Electrical Specifications} \quad \textbf{V}_{DD} = 5 \textbf{V}, \ \textbf{V}_{SS} = \textbf{GND} = 0 \textbf{V}, \ \textbf{R}_{L} = \textbf{1} \textbf{k} \Omega \text{ to } \textbf{2.5V}, \ \textbf{T}_{A} = +25\,^{\circ} \textbf{C}, \ \textbf{Unless Otherwise Specified}.$

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | TYP | MAX (Note 6) | UNIT |
|-----------------------------------|---------------------------------------|---|---------------------------|----------------------------|---------------------------|------------|
| POWER SUPPLY | Y PERFORMANCE | | | | | |
| V _{DD} - V _{SS} | Supply Voltage Range | | 4.5 | | 19 | v |
| IS | Supply Current | No load | | 2.0 | 2.8 | mA |
| PSRR | Power Supply Rejection Ratio | V _S is moved from +4.5V to +19V | 60 | 80 | | dB |
| INPUT CHARAC | TERISTICS | | 1 | | 1 | |
| V _{OS} | Input Offset Voltage | V _{CM} = 2.5V | | 1.4 | 15 | mV |
| TCV _{OS} | Average Offset Voltage Drift (Note 7) | | | 1 | | µV∕°C |
| I _{LEAK} | Input Leakage Current | V _{CM} = 2.5V | | 2 | 10 | nA |
| R _{IN} | Input Resistance | | | 1 | | G Ω |
| C _{IN} | Input Capacitance | | | 2 | | pF |
| CMIR | Common-Mode Input Range | | V _{SS} - 0.5 | | V _{DD} + 0.5 | v |
| CMRR | Common-Mode Rejection Ratio | For V _{IN} from -0.5V to 5.5V | 45 | 70 | | dB |
| A _{VOL} | Open-Loop Gain | $0.5V \le V_{OUT} \le 4.5V$ | 70 | 100 | | dB |
| OUTPUT CHARA | ACTERISTICS | | 1 | | 1 | |
| v _{он} | Output Swing High | $I_L = 5mA, V_{IN} = V_{DD}$ | V _{DD} - 0.15 | V _{DD} - 0.025 | | v |
| V _{OL} | Output Swing Low | I_L = -5mA, V_{IN} = V_{SS} | | V _{SS} + 0.025 | V _{SS} + 0.15 | v |
| I _{SC} | Short-Circuit Current | | | ±0.5 | | Α |
| IOUT | Continuous Output Current (Note 10) | | | ±300 | | mA |
| DYNAMIC PERF | ORMANCE | | | | | |
| SR | Slew Rate (Note 8) | $1V \le V_{OUT} \le 4V$ | | 15 | | V/µs |
| ts | Settling to 0.1% (Note 9) | $A_{V} = +1, V_{0} = 2V$ step | | 80 | | ns |
| BW | -3dB Bandwidth | $A_V = +1, R_L = 1k\Omega, C_L = 8pF$ | | 22 | | MHz |
| PM | Phase Margin | $R_L = 1 k\Omega, C_L = 8 pF$ | | 46 | | ٥ |
| THERMAL PERI | FORMANCE | | | | | |
| T _{TS} | Thermal Shutdown Temperature | Die temperature at which the device will shutdown until it cools by $T_{TSH}\ ^{\circ}C$ | | +165 | | °C |
| T _{TSH} | Thermal Shutdown Hysteresis | Die temperature below T _{TS} °C when the device will become operational after shutdown | | 15 | | °C |

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | ТҮР | MAX (Note 6) | UNIT |
|-----------------------------------|---------------------------------------|--|-----------------|-----|-----------------|-------|
| POWER SUPPLY | PERFORMANCE | | | | | |
| V _{DD} - V _{SS} | Supply Voltage Range | | 4.5 | | 19 | ۷ |
| I _S | Supply Current | No load | | 2.2 | 2.8 | mA |
| PSRR | Power Supply Rejection Ratio | V _S is moved from +4.5V to +19V | 60 | 80 | | dB |
| INPUT CHARAC | TERISTICS | | I | | | |
| V _{OS} | Input Offset Voltage | V _{CM} = 7.5V | | 1.4 | 15 | mV |
| TCV _{OS} | Average Offset Voltage Drift (Note 7) | | | 1 | | µV∕°C |

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | ТҮР | MAX (Note 6) | UNIT |
|----------------------------------|-------------------------------------|---|---------------------------|----------------------------|---------------------------|------------|
| ILEAK | Input Leakage Current | V _{CM} = 7.5V | | 2 | 10 | nA |
| R _{IN} | Input Resistance | | | 1 | | G Ω |
| C _{IN} | Input Capacitance | | | 2 | | pF |
| CMIR | Common-Mode Input Range | | V _{SS} - 0.5 | | V _{DD} + 0.5 | V |
| CMRR | Common-Mode Rejection Ratio | For V _{IN} from -0.5V to 15.5V | 50 | 70 | | dB |
| A _{VOL} | Open-Loop Gain | $0.5V \le V_{OUT} \le 14.5V$ | 75 | 95 | | dB |
| OUTPUT CHARA | ACTERISTICS | - | | | | |
| V _{OH} | Output Swing High | I _L = 100mA, V _{IN} = V _{DD} | | V _{DD} - 0.4 | | v |
| | | I _L = 7.5mA, V _{IN} = V _{DD} | V _{DD} - 0.15 | V _{DD} - 0.025 | | V |
| V _{OL} Output Swing Low | Output Swing Low | I_L = -100mA, V_{IN} = V_{SS} | | V _{SS} + 0.4 | | V |
| | | I_L = -7.5mA, V_{IN} = V_{SS} | | V _{SS} + 0.025 | V _{SS} + 0.15 | V |
| I _{SC} | Short-Circuit Current | | | ±1.0 | | Α |
| lout | Continuous Output Current (Note 10) | | | ±300 | | mA |
| DYNAMIC PERF | ORMANCE | - I | | | цц. | |
| SR | Slew Rate (Note 8) | $1V \le V_{OUT} \le 14V$ | | 19 | | V/µs |
| ts | Settling to 0.1% (Note 9) | $A_{V} = +1, V_{0} = 2V$ step | | 80 | | ns |
| BW | -3dB Bandwidth | $A_V = +1, R_L = 1k\Omega, C_L = 8pF$ | | 27 | | MHz |
| PM | Phase Margin | $R_L = 1k\Omega, C_L = 8pF$ | | 42 | | ٥ |
| THERMAL PERI | FORMANCE | | | | <u>I</u> | |
| T _{TS} | Thermal Shutdown Temperature | Die temperature at which the device will shutdown until it cools by $T_{TSH}\ ^{\circ}C$ | | +165 | | °C |
| T _{TSH} | Thermal Shutdown Hysteresis | Die temperature below T _{TS} °C when the device will become operational after shutdown | | 15 | | °C |

Electrical Specifications $V_{DD} = 15V$, $V_{SS} = GND = 0V$, $R_L = 1k\Omega$ to 7.5V, $T_A = +25$ °C, Unless Otherwise Specified. (Continued)

NOTES:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

7. Measured over the -40°C to +85°C ambient operating temperature range.


8. Typical slew rate is an average of the slew rates measured on the rising (20% to 80%) and the falling (80% to 20%) edges of the output signal.

9. Settling time measured from [Full Scale - (0.1%*StepSize)] on the rising edge to when the output is bounded within ±0.1% of full scale.

10. Continuous output current with a typical of ±300mA. Care should be taken to ensure the maximum package power dissipation is not exceeded, refer to "Power Dissipation" on page 10.

Pin Descriptions

| PIN NUMBER | PIN NAME | PIN TYPE | PIN FUNCTION |
|------------|----------|---------------|--|
| 1, 5, 8 | NC | | No Connection |
| 2 | INN | Analog Input | Amplifier negative input |
| 3 | INP | Analog Input | Amplifier positive input |
| 4 | VSS | Analog Power | Negative power supply (connect to GND for single supply operation) |
| 6 | OUT | Analog Output | Amplifier output |
| 7 | VDD | Analog Power | Positive power supply |



Typical Performance Curves

FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION





FIGURE 2. INPUT OFFSET VOLTAGE vs TEMPERATURE





-4.980

-4.982


-4.984


-4.986


V_S = ±5V

 $R_L = 1k\Omega$

A_V = 1










FIGURE 5. OUTPUT LOW VOLTAGE vs TEMPERATURE

5 **intersil**

100 100 V_S = ±5V $V_S = \pm 5V$ 95 90 90 PSRR (dB) CMRR (dB) 80 85 70 80 60 75 50 L -50 70 50 100 150 . -50 0 50 100 150 0 TEMPERATURE (°C) TEMPERATURE (°C) FIGURE 8. CMRR vs TEMPERATURE FIGURE 7. PSRR vs TEMPERATURE 22 2.6 V_S = ±5V V_S = ±5V SUPPLY CURRENT (mA) 2.4 Av = 2 20 SLEW RATE (V/µs) 2.2 18 2.0 16 1.8 14 1.6 0 100 150 -50 0 50 100 150 50 TEMPERATURE (°C) TEMPERATURE (°C) FIGURE 9. SLEW RATE vs TEMPERATURE FIGURE 10. SUPPLY CURRENT vs TEMPERATURE 140 4.0 T_A = +25°C T_A = +25°C 3.5 120 R_L = OPEN SUPPLY CURRENT (mA) 3.0 GAIN (dB) 100 2.5 2.0 80 1.5 60 1.0 0.5 40 4 8 12 16 20 12 16 20 4 8 SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) FIGURE 11. OPEN-LOOP GAIN vs SUPPLY VOLTAGE FIGURE 12. SUPPLY CURRENT vs SUPPLY VOLTAGE

Typical Performance Curves (Continued)

Typical Performance Curves (Continued)




FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS RL




FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS CL




FIGURE 15. STEP SIZE vs SETTLING TIME





FIGURE 17. CMRR vs FREQUENCY









FIGURE 18. PSRR vs FREQUENCY



Typical Performance Curves (Continued)

FIGURE 19. INPUT VOLTAGE NOISE SPECTRAL DENSITY




FIGURE 20. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 21. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 22. TEST CIRCUIT

Applications Information

Product Description

The ISL24021 is a high output current, high voltage, rail-to-rail voltage feedback amplifier. The ISL24021 is capable of ±1A peak output short circuit current. The amplifier exhibits beyond the rail input capability, rail-to-rail output capability and is unity gain stable. Other features include fast slew rate and settling time which is important in many applications, such as TFT-LCD panels.

The ISL24021 is available in a 8 Ld 3mmx3mm TDFN package featuring a standard operational amplifier pinout and a lead pitch of 0.65mm. The device utilizes a thermally enhanced package and has a built-in thermal protection circuit. It is specified for operation over an ambient temperature range of -40°C to +85°C.

Operating Voltage, Input and Output Capability


The ISL24021 can operate on a single supply or dual supply configuration. The ISL24021 operating voltage ranges from a minimum of 4.5V to a maximum of 19V. This range allows for a standard 5V (or $\pm 2.5V$) supply voltage to dip to -10%, or a standard 18V (or $\pm 9V$) to rise by +5.5% without affecting performance or reliability.

The input common mode voltage range extends 0.5V beyond the supply rails. For this range, the ISL24021 amplifier is immune to phase reversal. If the common mode input voltage exceeds the supply voltage by more than 0.5V, electrostatic protection diodes in the input stage of the device begin to conduct. It is suggested to not overdrive the inputs. Figure 23 shows the input voltage driven beyond the supply rails and the device output swinging between the supply rails.

The output swings of the ISL24021 typically extend to within 25mV of positive and negative supply rails with load currents of \pm 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 24 shows the input and output waveforms for the device in a unity-gain configuration. Operation is from \pm 5V supply with a 1k Ω load connected to GND. The input is a 10V_{P-P} sinusoid and the output voltage is approximately 9.95V_{P-P}.


Refer to the "Electrical Specifications" tables beginning on page 2 for specific device parameters. Parameter variations with operating voltage, loading and/or temperature are shown in the "Typical Performance Curves" on page 5.

 $V_{S} = \pm 2.5V, T_{A} = +25 \,^{\circ}C, A_{V} = 1, V_{IN} = 6V_{P-P}$





 $V_{S} = \pm 5V, T_{A} = +25^{\circ}C, A_{V} = 1, V_{IN} = 10V_{P-P}$





Output Current Limit

The ISL24021 is capable of $\pm 1A$ peak output short circuit current. The device will limit the current to $\pm 1A$. Maximum reliability is maintained if the output continuous current never exceeds ± 300 mA. This limit is set by the characteristics of the internal metal interconnects. See "Power Dissipation" on page 10 for detailed information about ensuring device operation with temperature and load conditions.

Driving Capacitive Loads

As load capacitance increases, the -3dB bandwidth will decrease and peaking can occur. Depending on the application, it may be necessary to reduce peaking and to improve device stability. To improve device stability a snubber circuit or a series resistor may be added to the output of the ISL24021.

A snubber is a shunt load consisting of a resistor in series with a capacitor, see Figure 25. An optimized snubber can improve the phase margin and the stability of the ISL24021. The advantage of a snubber circuit is that it does not draw any DC load current or reduce the gain.

Another method to reduce peaking is to add a series output resistor (typically between $\mathbf{1}\Omega$ to $\mathbf{1}0\Omega$; see Figure 26). Depending on the capacitive loading, a small value resistor may be the most appropriate choice to minimize any reduction in gain.




FIGURE 25. OUTPUT SNUBBER CIRCUIT




FIGURE 26. OUTPUT SERIES RESISTOR CIRCUIT

Typical Application Circuit

A typical application of the ISL24021 is as a TFT-LCD V_{COM} driver (see Figure 27). A V_{COM} driver maintains the backplane common voltage of a TFT-LCD panel. Maintaining the V_{COM} voltage at a steady level is critical to panel performance. The ability of the ISL24021 to source/sink large peak short circuit currents make it ideal as a V_{COM} driver. The ±1A short circuit current capability combined with a large bandwidth and fast settling time give the ISL24021 ideal V_{COM} driver characteristics, and make it a great choice for TFT-LCD applications.




FIGURE 27. TYPICAL APPLICATION CIRCUIT: TFT-LCD VCOM

Power Dissipation

With a 300mA maximum continuous output drive capability, it is possible to exceed the rated +150°C maximum junction temperature. It is important to calculate the maximum power dissipation of the ISL24021 for the application. Proper load conditions will ensure that the ISL24021 junction temperature stays within a safe operating region.

The ISL24021 has a built-in thermal protection, which automatically shuts the output OFF (high impedance) when the die temperature reaches +165 °C. This ensures safe operation and prevents internal damage to the device. When the die cools by +15 °C the output will automatically turn ON.

The maximum power dissipation allowed in a package is determined according to Equation 1:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
(EQ. 1)

where:

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- P_{DMAX} = Maximum power dissipation in the package

The actual maximum power dissipation of the IC is the total quiescent supply current, times the total power supply voltage, plus the power dissipation in the IC caused by the loading condition.

Sourcing:

$$P_{DMAX} = V_{S} \times I_{S} + [V_{DD} - V_{OUT}) \times I_{LOAD}]$$
(EQ. 2)

Sinking:

$$\mathbf{P}_{\mathbf{DMAX}} = \mathbf{V}_{\mathbf{S}} \times \mathbf{I}_{\mathbf{S}} + [\mathbf{V}_{\mathbf{OUT}} - \mathbf{V}_{\mathbf{SS}}) \times \mathbf{I}_{\mathbf{LOAD}}]$$
(EQ. 3)

- V_S = Total supply voltage range (V_{DD} V_{SS})
- I_S = Device supply current
- V_{DD} = Positive supply voltage
- V_{SS} = Negative supply voltage
- V_{OUT} = Output voltage
- I_{LOAD} = Load current

Device overheating can be avoided by calculating the minimum resistive load condition, R_{LOAD}, resulting in the highest power dissipation. To find R_{LOAD}, set the two P_{DMAX} equations equal to each other and solve for V_{OUT}/I_{LOAD}. Reference the package power dissipation curve, Figure 28, for further information.




FIGURE 28. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Printed Circuit Board Layout

As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. For the ISL24021 low impedance analog power and ground planes are recommended, and trace lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. For optimal thermal and operating performance the ISL24021 thermal pad should always be connected to the lowest potential, V_{SS}.

For normal single supply operation (the V_{SS} pin is connected to GND) a 4.7 μ F capacitor should be placed from V_{DD} to GND, then a parallel 0.1 μ F capacitor should be connected as close to the amplifier as possible. For dual supply operation the same bypassing techniques should be utilized by connecting capacitors from each supply to GND.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
|------------|----------|--|
| 9/14/2011 | FN6637.1 | Updated Ordering Information by Removing bulk part ISL24021IRT065Z, added T7A part, PKG DWG# changed from L8.3x3A to L8.3x3K, added MSL Note |
| | | Changed Human Body Model from "3000V" to "7500V" |
| | | Added to Abs Max Rating - Charged Device Model |
| | | Updated Tja Note to Non direct attached at High Thermal conductivity |
| | | Added to Thermal Information Tjc "17" and respective note. |
| | | Electrical Spec Table - Updated Note from: Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested. To: Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. |
| | | Changed POD L8.3x3A to L8.3x3K. |
| 06/03/2009 | FN6637.0 | Initial Release |

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL24021</u>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

For additional products, see <u>www.intersil.com/product_tree</u>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Package Outline Drawing


L8.3x3K

8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 7/11









TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- **5.** Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.